RTL Design #1 · 2026-09-24 · Design · Easy · about 10 min

Rising-edge pulse detector

Write a synchronous rising-edge detector. pulse goes high for exactly one clock cycle whenever din changes from 0 to 1.

While rst_n is low, pulse must stay 0. din is already synchronized to clk.

Write and run your answer in the browser. The hidden tests check it, and it’s free.